Handlevagon
Standard

IEC TR 62856:2013 ED1

Publisert
Forhåndsvisning

Rettelser og tillegg kjøpes separat.

Språk
Tjenester

Omfang

IEC/TR 62856:2013 describes features for existing design languages, as well as for enhancing and newly developing design languages belonging to the defined design processes of System on a chip (SoC) which ranges from system level design, SoC design implementation and verification, IP block creation and analog block design down to interface data preparation for manufacturing. Thirty-three design languages have been chosen and each feature of their latest version as of March 2011 is reflected in this report: UML, Esterel, Rosetta, SystemC, SystemC-AMS, IBIS, CITI, TouchStone, BSDL, System Verilog, VHDL, Verilog HDL, UPF, CPF, e language, PSL, FSDB, SDC, DEF, Open Access, SDF, GDS II, OASIS, STIL, WGL, Verilog-A, Verilog-AMS, SPICE, VHDL-AMS, LEF, Liberty, CDL and IP-XACT.

Dokumentinformasjon

  • Standard fra IEC
  • Publisert:
  • Utgave: 1
  • Versjon: 1
  • Varetype: TR
  • Products.Specs.pages
  • ICS 25.040.01
  • ICS 35.240.50
  • ISO TC TC 91