Standard

NEK IEC TR 62856:2013

Published
Preview

Corrigendums and amendments are bought separately.

Language
Services

Abstract

IEC/TR 62856:2013 describes features for existing design languages, as well as for enhancing and newly developing design languages belonging to the defined design processes of System on a chip (SoC) which ranges from system level design, SoC design implementation and verification, IP block creation and analog block design down to interface data preparation for manufacturing. Thirty-three design languages have been chosen and each feature of their latest version as of March 2011 is reflected in this report: UML, Esterel, Rosetta, SystemC, SystemC-AMS, IBIS, CITI, TouchStone, BSDL, System Verilog, VHDL, Verilog HDL, UPF, CPF, e language, PSL, FSDB, SDC, DEF, Open Access, SDF, GDS II, OASIS, STIL, WGL, Verilog-A, Verilog-AMS, SPICE, VHDL-AMS, LEF, Liberty, CDL and IP-XACT.

Document information

  • Standard from NEK
  • Published:
  • Edition: 1.0
  • Version: 1
  • Document type: TR
  • ICS 25.040.01
  • ICS 35.240.50
  • National Committee NEK/NK91

Product Relations